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As for the next generation of ultra large-scale integrated circuit in System-LSI/SoC, how to standardize the communication method and interface between diversified cores becomes one of the important problems, and various study reports have been done.
We propose a new method to solve the problem, where the communication between the cores is limited only to using message + parameters format. As the communication mechanism between IP cores and a common bus, we introduced the architecture, ACU, common to every core with various I/O functions, and it can be realized with less than 5k gates scale.
As the paradigm of Globally-Asynchronous Locally-Synchronous(GALS) system is attracting attention, this method is believed to be a good suggestion as a communication mechanism between local IP cores. In this case, it accompanies the problem of how to build up bus arbitration system. The Access Control Unit(ACU), we proposed, is an extremely simple architecture that does not need the bus arbitration system.
The exclusive use of the bus is controlled by the token method. In Fig.1 , the communication protocol from IP core-2 to IP core-N is as follows.
If ACU-2 gets a token in the state that a "request to send" signal comes out of core-2 to ACU-2, ACU-2 returns a "clear to send" signal to IP core-2, and then IP core-2 sends data to ACU-2. ACU-2 translates the destination address(IP core-N) into the address of ACU-N and sends the data adding a source address of ACU-2 on the bus. When each ACU detects a start signal of a message, they all receive the message and compare the destination address with one's own address, and only one ACU corresponding to the address(in this case, it is IP core-N) receives the attached parameters and output a "request to send" signal to IP core connected to the ACU. After receiving the "clear to send" signal from IP core-N, ACU-N stores the source address(in this case, it is IP core-2) temporarily and sends out the attached data to core-N.
The response data processed by IP core-N are sent back to ACU-N, and ACU-N sends out the data on the bus, after translating the source address that has been stored in ACU-N to the destination address. As well as the above mentioned transmission protocol from the ACU-2, each ACU compare the destination address with one's address, and only ACU-2 with the corresponding address receives following parameters(data processed by IP core-N) and completes sending the answer data to IP core-2. After the transmission, the token is passed to following ACU-3 using "token pass line". As a result, IP core 3 gets the right of using the bus.
The token arrived at core-N is passed to core-1. In this way, the token is circulated on the "token pass line". In large-scale System-LSI/SoC, how to standardize the communication method between diversified cores becomes one of the important problems, and various study reports have been done.
As the paradigm of Globally-Asynchronous Locally-Synchronous(GALS) system is attracting attention, this method is believed to be a good suggestion as a communication mechanism between local IP cores.
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